

# nanoBEE™

---

## Data Sheet



Figure 1 nanoBEE 4x4

## 1. Product Overview

The nanoBEE provides a high-performance, portable and scalable software defined radio (SDR) platform for multi-channel wireless prototyping and MIMO systems in the field testing. The hardware is optimized for worldwide LTE bands supporting both time division duplex (TDD) and frequency division duplex (FDD) operation modes. The nanoBEE is available in two configurations, either remote radio head (RRH) or user equipment (UE), both of which are widely used in infrastructure deployments and fiber to the antenna (FTTA) architectures.

The clocking scheme, based on IEEE 1588v2 protocol, allows multiple antenna nanoBEEs to be dispersed an over multi-kilometer radius while maintaining sub-nano second synchronization and phase coherence, enabling the system to be used for distributed base stations.

## 2. Details

- Four wideband RF channels:
  - Up to 56 MHz bandwidth per channel
  - RF range covers 70 MHz to 6 GHz
  - 23 dBm output power (2.3~2.7 GHz, 3.3~3.8 GHz and 4.9~5.9 GHz)
  - -94 dBm receiver sensitivity level
- One Xilinx FPGA with two ARM® cores and 2020 DSP slices
- Optimized for LTE cellular RF bands worldwide
- Flexible 2x2 or 4x4 MIMO SDR architectures
- Configurable distributed base stations: RRH and UE categories
- High-accuracy clock synchronization:
  - IEEE 1588v2 based synchronization with sub-ns accuracy via fiber
  - Ultra-low jitter clock source based on IEEE 1588v2 (3ps RMS jitter)
- SDR software compatibility:
  - HDL
  - MATLAB/Simulink
  - C/C++/Python
- Peripherals:
  - 1 GB DDR3 and 4 GB Flash Memory
  - 4x SFP+
  - 1x QSFP
  - 1x HDMI IN and OUT
  - 1x USB v 2.0 (Host)
  - 1x RJ-45 (1G Ethernet)
- Portable form factor

### 3. APPLICATIONS

- Multi-channel wireless system prototyping:
  - Cellular
  - WiFi
  - L-/S-band SATCOM
- MIMO communications testbeds
- MIMO RADAR systems
- Cognitive radio networks
- White space radios

## 4. Functional Block Diagram




Figure 2 MegaBEE Functional Block Diagram

<sup>1</sup>[http://www.xilinx.com/support/documentation/data\\_sheets/ds190-Zynq-7000-Overview.pdf](http://www.xilinx.com/support/documentation/data_sheets/ds190-Zynq-7000-Overview.pdf)

<sup>2</sup>The IEEE 1588v2 (Precision Time Protocol, PTP) is implemented on nanoBEE platform using White Rabbit (WR), which is a protocol developed to synchronize nodes in a packet-based network with sub-ns accuracy. The WR is an extension of the PTP (IEEE1588-2008) with automatic precise measurement of the link delay and clock synchronization over the physical layer. [http://www.ieee802.org/802\\_tutorials/2013-07/WR\\_Tutorial\\_IEEE.pdf](http://www.ieee802.org/802_tutorials/2013-07/WR_Tutorial_IEEE.pdf).




Figure 3 Functional Block Diagram of FMC-112 Board

<sup>3</sup><http://www.analog.com/media/en/technical-documentation/data-sheets/AD9361.pdf>

<sup>4</sup>AD9361 transceiver provides a TX monitor block for each channel (TX MON1/TX MON2). This block monitors the transmitter output and routes it back through an unused RX channel to the baseband for signal monitoring. The TX monitor blocks are available only in TDD mode operation while the RX is idle.

<sup>5</sup>The AD9361 transceiver supports full FDD mode where the TX PLL and the RX PLL can be activated simultaneously. Various combinations of RF switches and band pass filters are selected to switch RF paths between TDD and FDD operation modes. In the FDD TX operation, TX1A/TX2A and TX1B/TX2B DACs are employed for two groups of bands respectively: band 1, 3, 7, WB; U-NII, ISM, 39, 42. In the FDD RX operation mode, RX1B/RX2B ADCs are selected for band 1, 3, 7 and WB, while RX1C/RX2C ADCs are chosen for LTE 38~43, ISM 2.4 GHz and U-NII bands. Please refer to frequency bands for UE and RRH in Table 1 and 2 respectively

## 5. Frequency Bands Covered

FMC-112 UE <sup>6</sup>				
Band	TDD/FDD	TX Frequency	RX Frequency	TX Saturation Power (dBm) <sup>7</sup>
1	FDD	1920-1980	2110-2170	28.45
3	FDD	1710-1785	1805-1880	28.6
7	FDD	2500-2570	2620-2690	26.1
38	TDD	2570-2620	2570-2620	--
39	TDD	1880-1920	1880-1920	28.75
40	TDD	2300-2400	2300-2400	--
41	TDD	2496-2620	2496-2690	--
42	TDD	3400-3600	3400-3600	28.15
43	TDD	3600-3800	3600-3800	--
U-NII	TDD	5150-5825	5150-5825	20.95
ISM 2.4 GHz	TDD	2400-2500	2400-2500	29.7
WB	TDD	70-4000	70-4000	1.2

Table 1 UE Configuration Frequency Bands

FMC-112 RRH <sup>6</sup>				
Band	TDD/FDD	TX Frequency	RX Frequency	TX Saturation Power (dBm) <sup>7</sup>
1	FDD	2110-2170	1920-1980	26.05
3	FDD	1805-1880	1710-1785	28.5
7	FDD	2620-2690	2500-2570	25.35
38	TDD	2570-2620	2570-2620	--
39	TDD	1880-1920	1880-1920	28.85
40	TDD	2300-2400	2300-2400	--
41	TDD	2496-2620	2496-2690	--
42	TDD	3400-3600	3400-3600	28.25
43	TDD	3600-3800	3600-3800	--
U-NII	TDD	5150-5825	5150-5825	20.6
ISM 2.4 GHz	TDD	2400-2500	2400-2500	29.7
WB	TDD	70-4000	70-4000	1.5

Table 2 RRH Configuration Frequency Bands

<sup>6</sup>FMC-112 UE and FMC-112 RRH boards are designed and optimized for UE and RRH operation modes respectively.

<sup>7</sup>The saturation transmit power is measured based on FMC-112 Rev.C boards. Attenuation gains are set to zeros. The power values on 38, 40, 41, 43 bands are unavailable and under testing.

## 6. Specifications<sup>8</sup>

Parameter	Typical Value <sup>9</sup>	Unit	Note
<b>DC Input</b>	12	V	
<b>Power Consumption (Max)</b>	40	W	Power consumption in quiet/standby states will be provided later
<b>ADC/DAC Sample Rate</b>	61.44	Msp/s	Max sample rate for FMC-112 boards
<b>ADC/DAC Resolution</b>	12	bits	
<b>Frequency Range</b>	70~6000	MHz	
<b>Bandwidth</b>	0.2~56	MHz	
<b>Frequency Stability</b>	+/- 5	ppm	Frequency stability at normal temperature over 24 hours, 19.2 MHz reference clock
<b>Frequency Stability with IEEE 1588 (short-term)</b>	+/-1	ppb	Frequency stability at normal temperature over 100 seconds
<b>Frequency Stability with IEEE 1588 (long-term)<sup>10</sup></b>	+/-83	ppb	Frequency stability at normal temperature over 50 hours
<b>Transmitters</b>			
<b>Transmit Power</b>	25.6	dBm	1MHz tone, 50 Ohm load, carrier frequency 2.55 GHz, 3GPP UE power class 3 <sup>11</sup>
<b>OIP3 (Third-Order Output Intermodulation)<sup>12</sup></b>	41	dBm	See AVAGO MGA-22003 data sheet. IP3 is usually 10dB higher than the 1dB compression point of the nonlinear RF device.
<b>1dB Compression Point<sup>12</sup></b>	31	dBm	See AVAGO MGA-22003 datasheet.
<b>Modulation Accuracy, EVM</b>			
<b>2.55 GHz</b>	-40	dB	10 dB attenuation, 19.2 MHz reference clock
<b>5.8 GHz</b>	-35	dB	10 dB attenuation, 19.2 MHz reference clock
<b>Carrier Leakage<sup>13</sup></b>	-50	dBc	0 dB attenuation, carrier frequency 2.4 GHz
<b>Receivers</b>			
<b>Noise Figure, NF<sup>14</sup></b>	7	dB	Maximum RX gain, carrier frequency 2.55 GHz
<b>IIP3 (Third-Order Input Intermodulation)<sup>13</sup></b>	-14	dBm	Maximum RX gain, carrier frequency 2.4 GHz
<b>IIP2 (Second-Order Input Intermodulation)<sup>13</sup></b>	45	dBm	Maximum RX gain, carrier frequency 2.4 GHz
<b>Integrated Phase Noise</b>			
<b>2.55 GHz</b>	1	deg rms	10 dB attenuation, 19.2 MHz reference clock
<b>5.8 GHz</b>	1.8	deg rms	10 dB attenuation, 19.2 MHz reference clock
<b>Isolation between RX RF Channels<sup>13</sup></b>	>50	dB	Maximum RX gain
<b>Receiver Sensitivity Level</b>	-94	dBm	QPSK modulation, maximum RX gain, carrier frequency 2.55GHz @BER=10 <sup>-2</sup> (uncoded)

**Table 3 Specifications of nanoBEE**

<sup>8</sup>All specifications may be updated.

<sup>9</sup>Parameters and typical values dependent on test conditions: bands, RX gains, clock frequency and temperature. All values are evaluated at room temperature, unless stated otherwise.

<sup>10</sup>Brückner, M., and R. Wischniewski. "A White Rabbit setup for sub-nsec synchronization, timestamping and time calibration in large scale astroparticle physics experiments." Proceedings of the 33rd ICRC, Rio de Janeiro, paper 1146.

<sup>11</sup>[http://www.etsi.org/deliver/etsi\\_ts/136100\\_136199/136101/10.03.00\\_60/ts\\_136101v100300p.pdf](http://www.etsi.org/deliver/etsi_ts/136100_136199/136101/10.03.00_60/ts_136101v100300p.pdf)

<sup>12</sup>Estimates from data sheets of Avago's power amplifiers. Actual measurements are under testing and to be announced.

<sup>13</sup>Estimates from data sheets of AD9361 chip. Actual measurements are under testing and to be announced.

<sup>14</sup>Estimates based on cascade analysis using data sheets of RF components in the receive path. Actual measurements are under testing and to be announced.

Port Name	Type	Function
CLK OUT (B)	SMA	Reference clock output from FMC-112 board B
RX-LO (B)	SMA	RX LO frequency for FMC-112 board B
TX-LO (B)	SMA	TX LO frequency for FMC-112 board B
CLK OUT (A)	SMA	Reference clock output from FMC-112 board A
RX-LO (A)	SMA	RX LO frequency for FMC-112 board A
TX-LO (A)	SMA	TX LO frequency for FMC-112 board A
REF CLK IN	SMA	Reference clock input for Group 1 baseboard
JC CLK IN	SMA	Reference clock input to jitter cleaner block
JC CLK OUT	SMA	Reference clock output from jitter cleaner block
SYNC IN	SMA	Synchronization signal input (2.5 Vdc)
SYNC OUT	SMA	Synchronization signal output (2.5 Vdc)
RF 1	SMA	RF port 1
RF 2	SMA	RF port 2
RF 3	SMA	RF port 3
RF 4	SMA	RF port 4
GPS ANT	SMA	GPS antenna port
USB JTAG	Micro Type B Jack	JTAG interference for FPGA in Group 1
MICRO SD	micro SD	Micro SD card for Group 1 baseboard
AUX I/O L	MiniHDMI	I/O interface for auxiliary I/O pins (left side)
AUX I/O R	MiniHDMI	I/O interface for auxiliary I/O pins (right side)
CLK OUT (D)	SMA	Reference clock output from FMC-112 board D
RX-LO (D)	SMA	RX LO frequency for FMC-112 board D
TX-LO (D)	SMA	TX LO frequency for FMC-112 board D
CLK OUT (C)	SMA	Reference clock output from FMC-112 board C
RX-LO (C)	SMA	RX LO frequency for FMC-112 board C
TX-LO (C)	SMA	TX LO frequency for FMC-112 board C
REF CLK IN	SMA	Reference clock input for Group 2 baseboard
JC CLK IN	SMA	Reference clock input to jitter cleaner block
JC CLK OUT	SMA	Reference clock output from jitter cleaner block
SYNC IN	SMA	Synchronization signal input (2.5 Vdc)
SYNC OUT	SMA	Synchronization signal output (2.5 Vdc)
RF 5	SMA	RF port 5
RF 6	SMA	RF port 6
RF 7	SMA	RF port 7
RF 8	SMA	RF port 8
GPS ANT	SMA	GPS antenna port
REF CLK OUT 1	SMA	Reference clock out 1 (fan-out buffer)
REF CLK OUT 2	SMA	Reference clock out 1 (fan-out buffer)
REF CLK OUT 3	SMA	Reference clock out 1 (fan-out buffer)
REF CLK OUT 4	SMA	Reference clock out 1 (fan-out buffer)
USB JTAG	Micro Type B Jack	JTAG interference for FPGA in Group 2
MICRO SD	micro SD	Micro SD card for Group 2 baseboard
AUX I/O L	MiniHDMI	I/O interface for auxiliary I/O pins (left side)
AUX I/O R	MiniHDMI	I/O interface for auxiliary I/O pins (right side)

**Table 4 Table of Input and Output Ports (front panel)**






Figure 4 nanoBEE 4x4 Front Panel




Figure 5 nanoBEE Rear Panel

Port Name	Type	Function
<b>HDMI OUT</b>	HDMI	HDMI output port
<b>HDMI IN</b>	HDMI	HDMI input port
<b>USB 2.0 Device</b>	2.0 Type B Jack	USB 2.0 device port
<b>ETHERNET</b>	Ethernet port	Ethernet connection to each group
<b>USB 2.0 HOST</b>	2.0 Type A Jack	USB 2.0 host port
<b>SFP+ 0</b>	SFP	SFP+ port 0
<b>SFP+ 1</b>	SFP	SFP+ port 1
<b>SFP+ 2</b>	SFP	SFP+ port 2
<b>SFP+ 3</b>	SFP	SFP+ port 3
<b>QSFP+</b>	QSFP	QSFP+ port

Table 5 Table of Input and Output Ports (rear panel)